V
主页
京东 11.11 红包
【搬运】From top to Transistors: opensource Verilog to ASIC flow [Q99vxvszktI]
发布人
https://www.youtube.com/watch?v=Q99vxvszktI ** Links of interest ** Details, written instructions, downloads: https://inductive-kickback.com/2023/03/top-to-transistors-verilog-to-asic/ My fork of the demo structure, with the Makefile used in the video: https://github.com/psychogenic/tt03-verilog-demo OpenLane: https://github.com/The-OpenROAD-Project/OpenLane TinyTapeout: https://tinytapeout.com/
打开封面
下载高清视频
观看高清视频
视频下载器
【搬运】FPGA Timing Optimization: Quartus Timing Analyzer [_rEisLZZIjI]
Gitpod and Remot Working (AI generated)
一直都是查找表(It's been look-up table all along)
AI-driven EDA tools
Cyclic quorum and difference cover (AI generated)
【新书介绍】Advanced Digital System Design
CGRA: Promises and Challenges (AI generated)
Extreme Value Theory (AI generated)
简单修改一下Aberth-Ehrlich方法,使之在Spectral factorization中应用
Tiny Tapeout ASIC 设计流程
EDA逻辑综合中的 NPN Boolean matching
实测用 Codestral 帮我写一些 SystemVerilog
LLM-assisted Research (AI generated)
【搬运】"Giving Students A Byte of Open-Source: Advancing Hardware Education"
再谈 Global Routing 的一些想法
【搬运】FPGA Timing Optimization: Optimization Strategies [EZtRwBts9i8]
【免费电子书】Matters Computational
【搬运】FPGA Timing Optimization: Background and Challenges [9Ld9Sr_JE9o]
高斯过程(Gaussian Process)
Rational Trigonometry (3)
【搬运】What is a Clock in an FPGA? [htwlb-DuEK8]
Max-min fairness 策略
Low Discrepancy Sampling Method on Hyperspheres (AI generated)
Spectral factorization 在最小相位滤波器设计中的应用
LLM-aided Chip Design (AI generated)
♫ Extreme Value Theory vs. Central Limit Theorem ♫ (AI generated)
【搬运】"Chisel 6 and beyond" - Jack Koenig (Latch_2024) [A5iz6mnPNW4]
用 star transposition 列出所有排列组合
【搬运】IC Design & Manufacturing Process : Beginners Overview to VLSI
【搬运】"HDLAgent, Enhancing Hardware Language in the age of LLMs" (Latch_2024)
异构计算,何时才能 one ring to rule them all?
【搬运】FPGA Timing Optimization: Timer Example OLD [sqXiR0RHgTA]
【可制造性设计算法】Lecture 11: Network-flow based cut distribution for advanced 1D Layout
constexpr everywhere?
【搬运】Ultimate VS Code setup for Rust development (2025)
【搬] Custom Chips: Test any digital circuit in your browser with Wokwi
FPGA Clock & Timing Optimization
【从 Python 🐍 到 Rust 🦀】Fraction (4)
Design-for-Manufacturability in Chip Design (AI generated)
A terminal for everything?