V
主页
Advanced SOC Design 2024
发布人
Advanced SOC Design 2024 05 23-(1080p)
打开封面
下载高清视频
观看高清视频
视频下载器
AXI Bus Introduction
Chip Design Flow Part I - Front-end design flow - Advanced SOC Design
DRAM Introduction
Static Timing Analysis I
Synthesis Simulation Mismatch
Timer-DMA-GPIO介绍
Network on Chip (NoC) with FPGAs
SOC Clock Part I - Advanced SOC Design 2024
SOC design-Memory【SRAM】【DRAM】【Flash program erase】【NVM】
Network on Chip (NoC) with FPGAs_Part 1
Advanced Verification - Low power UPF Advanced SOC Design
快速傅立叶变换(FFT)在FPGA上实现频率检测电路
SOC - Reset - Advanced SOC Design 2024
Static Timing Analysis II
SOC设计之外设接口【uart】【spi】【iic】【io bus】
part 7 _从Verilog到芯片
【动态图形】CPU vs FPGA
IC Testing - Iddq Testing - Advanced SOC Design 2024
PCI vs PCIe_ 差异对比
Synopsys IC Compiler II Flow Introduction
低功耗设计及UPF文件详细介绍与power_report
SOC - IO Part I - Advanced SOC Design
Advanced Verification_ Simulation Coverage - 以APB为例讲解覆盖率
Chip Manufacture - Advanced SOC Design 2024
AXI switch Caravel Tapeout Discussion Meeting 2024
Direct Memory Access (DMA)
Cache System
part 14 _Verilog行为建模Reset and Preset
Advanced SOC Design 2024文件及PPT分享
IC Testing - Boundary Scan - Advanced SOC Design 2024
【DDR4】part 4 timings分析 tRAS, tRP, tRTP和tRC
#3_ Verilog Simulation in Modelsim
Lab1 - FSIC-SIM Advanced SOC Design
HLS Dataflow - Advanced SOC Design 2024
基于FPGA的功率分析仪与FFT, CORDIC,嵌入式处理器和Matlab GUI:第1部分:ADC和FFT
SOC - Power - Advanced SOC Design 2024
FSIC Architecture - Advanced SOC Design 2024
UVM testbench【架构讲解】
part 12 _Verilog行为建模—时序电路
Step-by-Step Lab1_ FIR Part II - Advanced SOC Design 2024