V
主页
10.4 A 45.5fs-Integrated-Random-Jitter and -75dBc-Integer-Boundary-Spur BiCMOS F
发布人
2024 ISSCC PLL专题
打开封面
下载高清视频
观看高清视频
视频下载器
专业课:摄影技术基础 第一讲 (上)吴晓隆 华东师范大学
10.9 A 23.2-to-26GHz Sub-Sampling PLL Achieving 48.3fsrms Jitter, −253.5dB FoMJ
10.5 A 76fsrms-Jitter and −65dBc-Fractional-Spur Fractional-N Sampling PLL Using
10.6 A 10GHz FMCW Modulator Achieving 680MHzμs Chirp Slope and 150kHz rms Freque
9.2 A 2.08mW 64.4dB SNDR 400MSs 12b Pipelined-SAR ADC using Mismatch and PVT Var
10.1 An 8.75GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope
9.3 A 71dB SNDR 200MHz BW Interleaved Pipe-SAR ADC with a Shared Residue Integra
10.2 A 5.5μs-Calibration-Time, Low-Jitter, and Compact-Area Fractional-N Digital
3.3 A 0.5V 6.14µW Trimming-Free Single-XO Dual-Output Frequency Reference with [
7.4 A A 0.027mm2 5.6-7.8GHz Ring-Oscillator-Based Ping-Pong Sampling PLL Scorin
57-Circuit-level Design of Clock Frequency Divider
9.9 A 2.72fJconv 13b 2MSs SAR ADC Using Dynamic Capacitive Comparator with Wide
9.1A 2mW 70.7dB SNDR 200MSs Pipelined-SAR ADC with Continuous-Time SAR-Assisted
A 76mW 40GSs 7b Time-Interleaved Hybrid VoltageTime-Domain ADC with Common-Mode
7.3 A 224Gbs 3pJb 40dB Insertion Loss Transceiver in 3nm FinFET CMOS
3.4 A 14b 98Hz-to-5.9kHz 1.7-to-50.8μW BWPower Scalable Sensor Interface with a
10.8 A 281GHz, −1.5dBm Output-Power CMOS Signal Source Adopting a 46fsrms Jitter
A 42Ghz 7b 16nm Massively time-interleaved slope-ADC
7.8 A 69.3fs Ring-Based Sampling-PLL Achieving 6.8GHz-14GHz and -54.4dBc Spurs U
9.4 A 182.3dB FoMs 50MSs Pipelined-SAR ADC using Cascode Capacitively Degenerate
7.6 A 112Gbspin Single-Ended Crosstalk-Cancellation Transceiver with 31dB Loss C
【精讲小古文】穿过历史线,吃透小古文,把历史线和小古文穿连起来,轻松学习小古文知识点,附PDF
60-Design of Time-to-Digital Converter
7.1 A 2.69pJb 212Gbs DSP-Based PAM-4 Transceiver for Optical Direct-Detect Appli
2024新人教版七年级初一上英语单词和对话短文
李在峰【太极八段锦丨教学丨详细】同修之路从这里开始 (完整版)
7.2 A 224Gbs sub pJb PAM-4 and PAM-6 DAC-Based Transmitter in 3nm FinFET
A 700MHz-BW –164dBFSHz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with
(芯片产业)全网最全/20分钟3D动画 了解芯片制造全过程,集成电路,半导体,封装测试,设计
7.7 A 2.16pJb 112Gbs PAM-4 Transceiver with Time-Interleaved 2b3b ADCs and Unbal
1-Course Introduction and Motivation Part I
9.7 A 94.3dB SNDR 184dB FoMs 4th-Order Noise-Shaping SAR ADC with Dynamic-Amplif
版图设计中的连接线 — 认识模拟版图
ISSCC 2023 Tutorial & Short Course(RF、Power、PLL、ADC & DAC、mm-Wave、Mixer、ML)_P5_
上海交通大学微电子硕士,工作5年后的薪资情况。
3.5 A 4mW 45pT√Hz Magnetoimpedance-Based ΔΣ Magnetometer with Background Gain Ca
【初中历史】七年级上册(2024版)|第1课 远古时期的人类活动
9.5 A 118.5dBA DR 3.3mW Audio ADC with a Class-B Resistor DAC, Non-Overlap DEM a
初识PCIe,一定要了解它的的重要性!PCIe IP之UVM验证实战
7.5 A 224Gbswire Single-Ended PAM-4 Transceiver Front-End with 29dB Equalization