V
主页
【STA公开课】7 - 锁存器和寄存器 - Latch and Flip Flops in ASIC Design
发布人
https://www.youtube.com/watch?v=4VQTucI__ww&list=PLC7JCwKQnjL6n8US3Wdt0ka7W84TJDOCK&index=7&pp=iAQB 【原作者】Team VLSI —— 搬运自youtube 【视频原标题】Latch and Flip Flops in ASIC Design 【原视频简介】The logic circuit, transistor-level circuit and functions of the latch and flip flop have been explained in this video tutorial. Operation of the latch and the flip flop has been demonstrated with the example of the waveform. And finally summarized the main points and differences in latch and flip flop. The flow of this tutorial is as follow. 0:00 Introduction 1:30 Logic Design 2:28 Latch and Flip flop in form of Multiplexer 3:10 Latch and Flip flop in form of Transmission gates or Transistor level 3:50 Operation of transmission gates inside Latch and Flip Flop 7:30 Function of Latch 10:32 Function of Flip Flop 14:35 Example of operation of latch and flip flop using waveform 18:35 Summary and difference If you feel this video is relevant to your domain and useful, please like the video and subscribe to this channel. Your queries/suggestions are most welcome in the comment section. ----------------------------------------------------------------------------- Connect with us All on one page: https://www.teamvlsi.com/p/contact_8.... Support Us: https://www.teamvlsi.com/p/donate-us.... Blog: https://www.teamvlsi.com Facebook Page: / teamvlsi WhatsApp Group: https://chat.whatsapp.com/C6etLHR6oAf... Telegram Group: https://t.me/teamvlsi (Or search team VLSI on telegram) Email: teamvlsi2014@gmail.com
打开封面
下载高清视频
观看高清视频
视频下载器
【STA公开课】5 - 时钟偏斜 - Clock Skew in VLSI
【STA公开课】8 - 锁存器中的建立和保持时间 - Setup and Hold time inside Latch
【公开课】时钟门控单元 - Integrated Clock Gating (ICG) Cell
【STA公开课】11 - 建立和保持时间方程的推导(2)- Derivation for Setup and Hold equations
【STA公开课】3 - 时钟延迟 - Clock Latency in VLSI
【STA公开课】伪路径 - False Path in VLSI
【STA公开课】1 - 建立时间和保持时间 - Setup and hold time in flip flop
【STA公开课】多周期路径 - Multi cycle path in VLSI
【STA公开课】9 - 公共路径悲观消除 - Common Path Pessimism Removal (CPPR) in VLSI
【STA公开课】2 - 时钟信号基础 - Basics of Clock Signal
【STA公开课】6 - 时钟不确定度 - Clock Uncertainty in VLSI
【STA公开课】10 - 建立和保持时间方程的推导(1)- Derivation for Setup and Hold equations
【STA公开课】4 - 数据和时钟路径 - Data and Clock Path
Synopsys Design Compiler DC综合教程
【公开课】MIMO通信系统
【公开课】5G标准中的LDPC码和极化码
【Chisel公开课】Agile Hardware Design:敏捷硬件设计
【RISC-V】蜂鸟e203片上系统实现
[数电]一分钟看懂锁存器的锁存原理
【公开课】VLSI/IC设计中的各种文件
【公开课】CORDIC算法
【公开课】微波/毫米波电路分析与设计
【公开课】使用UPF进行低功耗设计和验证
南理工818考纲更新啦!南京理工大学818信号、系统与数字电路考纲解读与参考书目划重点之数字电路篇|蒋立平
【英文字幕】编码理论/差错控制编码(Coding Theory/Error Control Coding)
《图灵完备》处理器架构篇:寄存器之间
【IC老肖】| Cache组织结构(3) 直接相连/全相连/组相连 —— 数字IC设计验证实战项目之多端口Cache设计
【英文字幕】纠错编码(Error Correcting Codes)
【IC老肖】| Cache替换策略(4) FIFO/LRU/PLRU —— 数字IC设计验证实战项目之多端口Cache设计
模拟芯片版图设计之撒dummy
纠错码/差错控制编码/信道编码相关的讲座
在Microblaze上运行linux:基于Arty A7的SoC设计
5秒求出原函数的反函数和对偶函数!!!(数字电路9月8日每日一题)
芯片上电异常保护
模拟版图设计之产品版图review
杭电2006年真题——数字电路9月5日每日一题(奇偶校验码,相信很多人连题目都搞不清楚!!!)
数字电路9月3日每日一题(这道题你绝对不会思考,不信进来听一下)
看完,直接叫我爹!!!(数字电路9月9日每日一题)
[中英字幕]半导体鳍式MOS管的布局设计分析3D演示
游戏图灵完备-基本逻辑电路(保姆级详细讲解)