fpga数字滤波器—— FIR 的设计、建立和测试
发布人
打开封面 下载高清视频 观看高清视频 视频下载器
...
基于FPGA的功率分析仪与FFT, CORDIC，嵌入式处理器和Matlab GUI:第1部分:ADC和FFT
...
FPGA/AISC Timing Optimization Optimization Strategies
...
AXI Bus Introduction
...
DRAM Introduction
...
Pipeline Time分析及Time Borrowing
...
SOC Clock Part I - Advanced SOC Design 2024
...
【flash memory】工作原理
...
SPI 接口驱动12-bit ADC及其verilog实现
...
低功耗设计及UPF文件详细介绍与power_report
...
Chip Manufacture - Advanced SOC Design 2024
...
part 30 _Quartus_Synthesis综合
...
synopsys DC 综合教程及详细的脚本分析（以计数器为例，简单易懂）
...
DRAM 04 - DIMM, Rank and Channel
...
DFT Compile 脚本使用及dft流程介绍
...
SOC - Power - Advanced SOC Design 2024
...
Cache System
...
DFF setup_hold time分析
...
FPGA Spectrum Analyzer设计part2---设置和测试Quartus中的FFT MegaFunction
...
【IC老肖】| Cache基础(1) —— 数字IC设计验证实战项目之多端口Cache设计
...
DRAM 05 - DDR channel上的通用读写操作
...
SOC Clock Part II - Advanced SOC Design 2024
...
SOC - IO Part II - Advanced SOC Design
...
Chip Design Flow Part I - Front-end design flow - Advanced SOC Design
...
快速傅立叶变换（FFT）在FPGA上实现频率检测电路
...
【DDR4】part 1DRAM工作流程(读写时序)
...
FPGA/AISC Timing Optimization Quartus Timing Analyzer
...
IC Testing - BIST - Advanced SOC Design 2024
...
SERDES 如何在 FPGA、高速串行 TX _ RX 中工作
...
使用AXI DMA (Vivado)将数据从FPGA传输到DDR
...
Advanced SOC Design 2024文件及PPT分享
...
Distributed RAM Access Timing及Blcok Ram Timing
...
Verilog Coding and Simulation in Cadence Virtuoso Analog Environment AMS
...
Chip Design Flow Part II - Backend flow - Advanced SOC Design 2024
...
DRAM 03 - Memory Arrays
...
SOC design-Memory【SRAM】【DRAM】【Flash program erase】【NVM】
...
【FPGA时序约束】一旦工程出问题，看看是不是时序出问题了？
...
【IC老肖】| Cache组织结构(3) 直接相连/全相连/组相连 —— 数字IC设计验证实战项目之多端口Cache设计
...
Catapult HLS - Step-by-Step Lab FIR Part I - Advanced SOC Design 2024
...
Verilog基础知识 -合集part2
...
Advanced STA - OCV/AOCV/POCV/AWP Advanced SOC Design 2024