V
主页
1.5. Intrinsic silicon
发布人
本征硅的性质
打开封面
下载高清视频
观看高清视频
视频下载器
12.11. SRAM cell
12.9. NOR FLASH
1.7. Extrinsic silicon
1.10. Silicon conductivity
6.8. I_O pipelining
1.6. Doping
7.8. Etching & CMP
1.4. Carrier concentration
12.18. Column decoders
6.9. Internal pipelining
6.2. CMOS latches
1.12. PN junction
4.4. Parasitic delay
4.8. Complications of optimization
2.1. PMOS Transistors
7.9. Exposure strategies
1.1. Classical model of silicon
12.12. SRAM read and write
6.6. Dynamic latches & registers
6.5. Imperfect clocks and hold time
4.6. Optimizing logic
7.7. Photoresist coating, baking, & development
2.2. Preliminaries of logic
6.3. CMOS registers
5.7. NP logic
7.1. CMOS fabrication facilities
12.13. Sense amplifiers
6.7. Basics of pipelining
6.12. I_O alignment in pipelines
6.1. Sequential CMOS
2.7. Enhancement load inverter
4.2. Inverter chains
7.3. Account of materials
7.2. Photolithography
5.8. Domino logic
7.4. Czochralsky process and wafer preparation
7.10. Alignment
Lecture 15_ Booting Process
4.7. Analyzing optimal solutions
12.5. NAND ROM