V
主页
1.12. PN junction
发布人
PN结的形成
打开封面
下载高清视频
观看高清视频
视频下载器
12.9. NOR FLASH
6.8. I_O pipelining
12.11. SRAM cell
1.6. Doping
12.12. SRAM read and write
12.13. Sense amplifiers
6.9. Internal pipelining
2.1. PMOS Transistors
4.8. Complications of optimization
12.10. NAND FLASH
2.9. Enhancement load NOR
1.5. Intrinsic silicon
4.4. Parasitic delay
4.2. Inverter chains
6.1. Sequential CMOS
6.5. Imperfect clocks and hold time
2.2. Preliminaries of logic
6.7. Basics of pipelining
1.7. Extrinsic silicon
4.1. Sizing in a chain
7.8. Etching & CMP
2.6. RTL
1.11. Diffusion
2.7. Enhancement load inverter
2.11. Complex enhancement synthesis
1.8. Mass action law
5.7. NP logic
4.6. Optimizing logic
12.18. Column decoders
5.4. Leakage in dynamic CMOS
7.3. Account of materials
6.3. CMOS registers
12.4. Delay in NOR ROM
2.5. Bipolar logic
6.6. Dynamic latches & registers
1.4. Carrier concentration
2.3. Scaling MOSFET
7.10. Alignment
3.7. Dynamic power
1.2. Band model