V
主页
7.2. Photolithography
发布人
打开封面
下载高清视频
观看高清视频
视频下载器
12.11. SRAM cell
1.6. Doping
12.13. Sense amplifiers
12.12. SRAM read and write
6.8. I_O pipelining
1.11. Diffusion
1.3. Metals, insulators, & semiconductors
1.2. Band model
4.2. Inverter chains
7.8. Etching & CMP
4.5. Logical effort
4.8. Complications of optimization
1.5. Intrinsic silicon
1.8. Mass action law
6.9. Internal pipelining
6.7. Basics of pipelining
1.9. Drift
6.6. Dynamic latches & registers
7.9. Exposure strategies
7.10. Alignment
1.12. PN junction
2.5. Bipolar logic
Embedded Linux _ Introduction To U-Boot _ Beginners
1.7. Extrinsic silicon
2.6. RTL
12.2. Memory array architecture
1.4. Carrier concentration
Bootloaders 101_ How Do Embedded Processors Start
6.5. Imperfect clocks and hold time
12.1. Memories motivation & classification
5.7. NP logic
4.1. Sizing in a chain
4.4. Parasitic delay
2.3. Scaling MOSFET
5.4. Leakage in dynamic CMOS
Lecture 15_ Booting Process
7.7. Photoresist coating, baking, & development
7.12. LOCOS part 2
4.3. Chain of random logic
3.7. Dynamic power