V
主页
1.9. Drift
发布人
载流子漂移
打开封面
下载高清视频
观看高清视频
视频下载器
12.9. NOR FLASH
1.6. Doping
12.11. SRAM cell
12.13. Sense amplifiers
6.8. I_O pipelining
1.2. Band model
1.11. Diffusion
1.7. Extrinsic silicon
7.2. Photolithography
4.3. Chain of random logic
4.2. Inverter chains
4.1. Sizing in a chain
6.5. Imperfect clocks and hold time
5.1. High impedance nodes
12.2. Memory array architecture
7.10. Alignment
12.7. Non volatile memories
7.12. LOCOS part 2
2.9. Enhancement load NOR
1.5. Intrinsic silicon
7.11. LOCOS part 1
5.7. NP logic
1.8. Mass action law
7.3. Account of materials
7.5. Ion implantation & diffusion
6.9. Internal pipelining
2.3. Scaling MOSFET
Lecture 15_ Booting Process
6.7. Basics of pipelining
2.1. PMOS Transistors
2.5. Bipolar logic
4.4. Parasitic delay
12.15. Three transistor DRAM
12.18. Column decoders
3.7. Dynamic power
6.12. I_O alignment in pipelines
3.3. CMOS noise margins
1.10. Silicon conductivity
4.6. Optimizing logic
3.12. Delay in CMOS gates