V
主页
12 21 Row decoders design using logical effort
发布人
打开封面
下载高清视频
观看高清视频
视频下载器
12.18. Column decoders
12.11. SRAM cell
12.20. Row decoders
4.5. Logical effort
12.12. SRAM read and write
5.9. Logical effort in dynamic CMOS
12.13. Sense amplifiers
12.17. DRAM read, write, and refresh cycles
2.12. Complex enhancement analysis
12.2. Memory array architecture
6.8. I_O pipelining
6.12. I_O alignment in pipelines
12.15. Three transistor DRAM
12.1. Memories motivation & classification
1.4. Carrier concentration
12.16. One transistor DRAM
12.7. Non volatile memories
4.4. Parasitic delay
6.9. Internal pipelining
1.12. PN junction
2.1. PMOS Transistors
4.8. Complications of optimization
1.3. Metals, insulators, & semiconductors
4.6. Optimizing logic
7.7. Photoresist coating, baking, & development
2.2. Preliminaries of logic
6.6. Dynamic latches & registers
7.9. Exposure strategies
2.9. Enhancement load NOR
2.10. Enhancement NAND gate
7.4. Czochralsky process and wafer preparation
2.11. Complex enhancement synthesis
Lecture 15_ Booting Process
6.7. Basics of pipelining
7.3. Account of materials
4.7. Analyzing optimal solutions
7.2. Photolithography
7.10. Alignment
1.5. Intrinsic silicon
6.5. Imperfect clocks and hold time